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1571 ABSTRACT 
A method for predicting the SEU susceptibility of a 
standard-cell D-latch using an alpha-particle sensitive 
S U M ,  SPICE critical charge simulation results, and 
alpha-particle interaction physics. A technique utilizing 
test structures to quickly and inexpensively characterize 
the SEU sensitivity of standard cell latches intended for 
use in a space environment. This bench-level approach 
utilizes alpha particles to induce upsets in a low LET 
sensitive 4-k bit test SRAM. This SRAM consists of 
cells that employ an offset voltage to adjust their upset 
sensitivity and an enlarged sensitive drain junction to 
enhance the cell’s upset rate. 
3 Claims, 12 Drawing Sheets 
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sively characterize the SEU sensitivity of standard cell 
METHOD FOR CHARACTERIZING THE UPSET latches intended for use in a space environment. This 
RESPONSE OF CMOS CIRCUITS USING bench-level approach utilizes alpha particles to induce 
ALPHA-PARTICLE SENSITnTE TEST CIRCUITS upsets in a companion device, a low LET sensitive 4-k 
5 bit test SRAM. This SRAM consists of cells that em- 
ORIGIN OF INVENTION ploy an offset voltage to adjust their upset sensitivity 
The invention described herein was made in the per- and an enlarged Sensitive drain junction to enhance the 
formance of work under a NASA Contract, and is sub- cell's upset rate. 
ject to the provisions of Public Law 96-517 (35 USc The invention comprises a method for predicting the 
202) in which the Contractor has elected to retain title. lo SEU susceptibility of a standard-cell D-latch using an 
alpha-particle sensitive SRAM, SPICE critical charge 
simulation results, and alpha-particle interaction phys- 
ics. Measurements were made on a 1.6-j~m n-well 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
The present application is a continuation-in-part of CMOS 4kbit test SRAM irradiated with an Am-241 
U.S. patent application Ser. No. 071672,705, filed on l5 alpha-particle source. A collection depth of 6.09 pm 
Mar. 19, 1991, now U.S. Pat. No. 5,331,164. was determined using these results and TRIM computer 
code. Using this collection depth and SPICE derived 
critical charge results on the latch design, an LET 
The present invention relates to bench-level assess- threshold of 34 MeV cm2/mg was predicted. Heavy ion 
merit Of digital IC sensitivity to SEU upsets and more 2o tests were then performed on the latch and an LET 
specifically to a method for predicting the SEU suscep- threshold of 41 MeV cm2/mg was determined. 
tibility of a standard-cell D-latch using an alpha-particle 
sensitive SRAM, SPICE critical charge simulation re- 
sults, and alpha-particle interaction physics. 
BACKGROUND ART 
development of integrated circuits (ICs) that have 
gate. This has been achieved in part by a reduction in 30 method for the SEU susceptability of a the feature sizes that make up the transistors and wires standard-cell D-latch using an alpha-particle sensitive 
charge that is required to store a bit of information is ticle interaction physics. about one-tenth of a pico-coulomb (pC), or about It is still another object of the invention to provide a 600,OOO electrons. Because the amount of charge is so 35 
small, cosmic rays can deposit enough charge in an bench-level technique for characterizing CMOS stand- 
to a upset and alter the State of ard-cell D-latches using alpha-particle sensitive test 
the memory bit. circuits to obviate heavy ion sources which are expen- 
The importance of cosmic rays on the performance of sive and time consuming to use. 
integrated circuits in a space environment is evident in 40 BRIEF DESCRIPTION OF THE DRAWINGS 
the upset rates of various satellites and spacecraft. For 
example, the Tracking and Data Relay satellite experi- The aforementioned objects and advantages of the 
ences a single event upset per day, which must be cor- present invention, as well as additional objects and ad- 
rected from the ground. Such adverse experiences have vantages thereof will be more fully understood herein- 
caused a re-design of spacecraft, such as the G a e o  45 after aS a result Of a detailed description Of a preferred 
spacecraft. The characterization of digital 1cS to heavy embodiment when taken in conjunction with the fol- 
ion induced upsets is essential for qualifying their use in lowing drawings in which: 
critical systems to be used on spacecraft. This charac- FIG. 1 is a schematic drawing of a test SRAM cell; 
terization usually requires evaluations at an ion source, FIG. 2 is a schematic drawing of a D-latch in the zero 
such as a cyclotron. Such evalmtions are time consum- 50 state and illustrating reverse biased SEU-sensitive drain 
ing, expensive and error prone. In recent years, laser 
pulses have been proposed as substitutes for the heavy 
ion sources. However, the laser simulations are limited 
by metal layers that frequently block the laser pulses 
from SEU-sensitive nodes and by the complexity of the 55 
ion-photon calibrations. The solution to the single event 
upset problem continues to be important, as the com- 
plexity of spacecraft grows, the size of integrated cir- 
cuits decrease and as space systems are designed with 
circuits fabricated at non-radiation hardened foundries. 
Thus it would be highly desireable to have a method 
for bench-level characterization of an IC such as a 
CMOS standard-cell D-latch, without requiring the use 
of large and expensive heavy ion sources. 
SUMMARY OF THE INVENTION 
The purpose of this invention is to provide a tech- 
nique utilizing test structures to quickly and inexpen- 
TECHNICAL FIELD 
OBJECTS O F  THE INVENTION 
It is therefore a principal object of the present inven- 
25 tion to provide a method for quickly and inexpensively 
characterizing the single-event upset (SEU) sensitivity 
ronment. 
The trend in components has lead to the 
bher Operating frequencies and require less power per 
of standard cell latches intended for use in a space envi- 
It is another object of the invention to provide a 
that comprise the ICs' As a consequenceY the amount Of SRAM, critical charge results and alpha-par- 
diodes; 
FIG. 3 is a layout drawing of a standard-cell latch; 
FIG. 4 is a graphical illustration of critical charge 
versus offset voltage for both an S U M  and a latch; 
FIG. 5 is a graphical illustration of upset rate versus 
offset voltage for an SRAM in response to a 4.6 pCi 
Am-241 source; 
FIG. 6 is a graphical illustration of the relationship 
between measured upset rate, the spontaneous density 
function, the source spectra and the SRAM critical 
charge response; 
FIG. 7 is a graphical illustration of a test SRAM 
differential upset rate response versus offset voltage; 
FIG. 8 is a schematic illustration of the path of alpha- 
65 particles from an alpha-particle source through the 
FIG. 9 is a graphical illustration of the D-latch alpha- 
SRAM; 
particle response; 
5,396,169 
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FIG. 10 is a graphical illustration of a heavy ion test The latch results presented herein were obtained 
performed on a latch for purposes of comparison with from a 64-cell modified transparent D-latch array fabri- 
the inventive method herein; cated through the same foundry as the test SRAM. In 
FIG. 11 is a graphical illustration of the S U M  criti- FIG. 2 a schematic diagram of this latch is shown with 
cal charge response for Node V2 of FIG. 1 calculated 5 the latch in the zero state where reverse biased SEU- 
using SPICE-2; sensitive drain diodes are represented by said squares. 
FIG. 12 is a graphical illustration of the number of The offset voltage, Vo was added to sensitize the latch 
flipped cells for alpha particles and protons shown rela- to alpha particles. The Source of Mp2 is tied to VDD in 
tive to the spontaneous bit flip response for a store time the unmodified latch. The diodes designated with solid 
of one second; 10 squares collect the most charge when struck by an ion- 
FIG. 13 is a schematic illustration of the paths of ized particle because they sit in the p-substrate. The 
protons from a proton source to the S U M ;  layout of the latch cell is shown in FIG. 3. This layout 
FIG. 14 is a graphical illustration of the SUM upset includes an inverter that generates enable-bar, and in- 
probability distribution for alpha particles and protons verters that buffer the V1-node and the V2-node* The 
shown relative to the spontaneous bit flip response; 15 sensitive diode areas at the V2-node and V3-node that 
FIG. 15 is a graphical illustration of charge deposited are designated with solid squares in FIG. 2, are outlined 
by 0.55 M ~ V  protons in which is used to calcu- with a bold line in FIG. 3. These diodes each have an 
lated the over-layer thickness, 6x3; and area of 69 pm2. 
FIG. 16 is a graphical illustration of charge deposited Spice Analysis 
by 1.0 MeV protons in silicon which is used to calcu- 2o 
The critical charge, Qc of the test SRAM cell and the lated the collection depth, 8%. D-latch cell were determined as a function of V, using 
DETAILED DESCRIPTION O F  A PREFERRED MOSIS supplied parameters and SPICE. The parasitic 
EMBODIMENT nodal capacitances were modeled by fixed metal and 
25 polysilicon interconnect capacitances and by the drain Test SRAM and D-Latch Designs depletion capacitances given by their areas and periph- 
The test SRAM and latch designs disclosed herein eries and by the SPICE LEVEL 2 junction capacitance 
were submitted to the MOS Implementation System parameters. A triangle current pulse with a 1:19 rise:fall 
WOSIS) and fabricated at a 1 . 6 - p  n-well double, shape was used to upset these cells. For a given pulse 
metal CMOShulk foundry. 30 height, the transient simulation was evaluated out to 100 
A schematic diagram of the test SRAM cell is shown ns where the response was compared to VDD/2 to de- 
in FIG. l. This figure does not include the read/write termine if the cell had flipped. The pulse height was 
transistors. The pulsed current source is used to model adjusted using the binary search algorithm until the 
an alpha particle strike on drain Dn2 when calculating difference in charge (area under current pulse) between 
the critical charge of the cell with SPICE. This cell 35 successive simulation runs differed by less than 1 fC. 
differs from that of a standard six-transistor SRAM cell The resulting critical charge versus Vo response for the 
in three ways: (1) the source of the p-MOSFET, Mp2, is V2-node of the test SRAM cell and for the average of 
connected to an adjustable offset voltage, V,, instead of the V2-node and V3-node for the D-latch is shown in 
VDD to provide a control of the cells critical charge; (2) FIG. 4. These results were found to be invariant with 
the drain area of n-MOSFET Mn2, Dn2, has been en- 40 current pulse widths up to 500 ps. Since the alpha parti- 
larged by a factor of four over minimum to enhance cle pulse width is about 200 ps, the response of these 
upset rates, thus reducing measurement time; and (3) the circuits exceeds that of the alpha particle pulse width. 
cell is imbalanced by widening Mn2 over minimum to AS Vo decreases the critical charge of the SRAM cell 
enhance its SEU sensitivity versus V, response. The and D-latch decreases approximately linearb and goes 
dimensions of the MOSFETs and their drains is given in 45 to zero at vo=Vas. For the SRAM cell vas= 1.8 v and 
Table 1. The bloated drain Dn2, is fabricated in a p-type for the latch VasL=2.4 v. DC SPICE Simulations of 
substrate doped to 5 x 1014 cm3. The Dn2 junction has these bistable circuits show that the sensitive state and 
enhanced charge collection due to funneling compared metastable State approach each other as vo decreases 
to charge collected by the p-MOSFET drain formed in until they are equal at vo=vos. For V,IV,the circuit 
the n-well, which truncates the i0n-indUc.d plasma 50 spontaneously goes to the flipped state. The circuit at 
track. this point is no longer bistable. Vas is a function of the 
threshold voltages and geometries of the n- and p-MOS- 
FETs. Process induced dispersion in the MOSFET 
DEVICE L(pm) W b m )  AD (,urn*) parameters gives rise to a dispersion in Vas for an array 
Mn 1 1.6 2.4 11.92 55 of cells. The slopes of the critical charge curves in FIG. 
Mn2 1.6 3.2 14.88 4 are defined by their upset capacitances, Cu=8Qc/- 
MP 1 3.2 2.4 12.16 SV,. The upset capacitance of the SRAM cell is 
Cus=56 fC/V and of the latch cell is C ~ ~ = 8 5 0  fC/V. MP2 
SPICE is a well-known computer program for simulat- 
In operation all the memory cells are written into a 60 ing and analyzing circuits which, for example, is de- 
scribed in detail in the text entitled “SPICE: A Guide 
To Circuit Simulation And Analysis Using PSPICE’, 
second edition by Paul W. Twimenga, copyright 1992, 
Prentice Hall. 
Test SRAM Alpha-Particle Response 
The response of the SRAM to alpha particles from a 
4.6 pCi Am-241 source placed 0.508 cm above the 
TABLE 1 
3.2 2.4 12.16 
“sensitive” state where Mn2 is turned ON, connecting 
Vo to the bloated drain, Dn2. Va is then lowered from 
VDD=S V for a period called the stare time. Thereafter 
V, is returned to VDD and the cells are read to deter- 
mine the number of upset cells. This cycle is repeated at 65 
different values of Vo and can be repeated a number of 
times at a given Vo to improve the resolution of the 
measurement. 
5 
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SRAM in air is shown in FIG. 5. Also shown, is the 
spontaneous response which was measured without the 
alpha-particle source present. As V,is lowered from V,, 
the SRAM begins to upset at V,<3.2 V in a region 
termed the tail region. As V, is further lowered, the 5 
upset rate increases more slowly; this region is termed 
the periphery hit region. Finally, as Voreaches Vos= 1.8 
V, the upset rate increases very rapidly in what is 
termed the spontaneous flip region. 
particle hit the Dn2 drain or come close to, but miss, the 
Dn2 drain. This effect can be explained by a delayed 
field-funneling effect and to diffused charge that is col- 
lected by Dn2. Since the cell critical charge decreases 
as V, decreases, the alpha particles can strike further 15 
from the Dn2 depletion edge and still upset the cell. 
The upset rate R, displayed in FIG. 5, was obtained 
by dividing the average measured number of upsets No 
that occurred in a stare time t by t, or R=Na/t, where 
In the periphery hit region, cells upset when the alpha 10 
20 
- 
and the number of samples, k=200. The stare time in 
this case was futed at 2 seconds. The spontaneous upset 
data was also divided by t so that both responses satu- 
rate at Nt/t=2048, where Nt is the number of cells in 
the memory cell (4096 in this case). The response of the 30 
S U M  cells is given by the detector equation: 
whose homogeneous solution with initial condition at 
t=O of no tripped cells (N=O) is: 
where (r is the device cross section (Dn2 drain area), 
and CP is the total integrated flux whose particles deposit 
charge exceeding the critical charge Qc required to trip 
a cell. 
The upset capacitance Cu, the spontaneous upset 
voltage Vos, and the hole-electron pair charge-energy 
factor for silicon K=44.2 fC/MeV enable one to cali- 
brate the offset voltage Vo axis in terms of the critical 
energy Ec, by 
&=(ccr/mvo- V O A  (4) 
or for this SRAM, E,= 1.267(V0- 1.8) MeV. 
FIG. 6 illustrates the relationship between upset rate 
R, the SRAM spontaneous density n, the source spectra 
'3, and the SPICE derived critical charge curve. The 
spontaneous density, n=dR/dV,, is the derivative of 
the spontaneous response data shown in FIG. 5, and 
was found to be Gaussian with a mean and standard 
deviation of Vos=1.8 +0.011 V. The area under the 
n(V,) curve is equal to Nr. The exponential periphery 
hit response is not shown in FIG. 6 because it was sub- 
tracted from the measured R. In the analysis to follow, 
the spontaneous density, n, is approximated as an im- 
pulse function. This is justified for the SRAM data 
shown in FIG. 5 because the slope of n/t=4096 cells/34 
mV sec is much steeper than the SRAM alpha-particle 
response. 
45 
50 
55 
60 
65 
6 
The tail region response shown in FIG. 5 was 
smoothed and differentiated using a twenty-five point 
least squares difference algorithm. This differential re- 
sponse, shown in FIG. 7, is composed of a number of 
peaks plus the onset of the peripheral hit response. 
These peaks are due to the selective degradation of the 
alpha-particle energies as the particles pass through the 
various regions found in the bloated drain Dn2. The 
major peak, shown in FIG. 7, is due to the alpha parti- 
cles that pass through the thickest regions; those cov- 
ered with metal 2 (M2). This M2 region is 38.2 pmz. In 
the region covered with M2, the alpha particles lose 
more energy than in other regions so that they have the 
highest linear energy transfer (LET). 
A schematic view of the path of the alpha particle 
through the silicon is shown in FIG. 8. The thickness 
&-Xz is obtained by first converting the full-width- 
half-maximum of the peak in the response curve shown 
in FIG. 7, V,) to the voltage straggle, V,, of the alpha 
particles at the end of the collection region in the silicon 
using Vo,=Vof/2.35. Then the voltage straggle is con- 
verted to energy straggle using 
Em=(Cu/K) V m  (5 )  
Finally, &-X2=13.58 pm was calculated using the 
range-straggle tables for alpha particles in silicon. 
The silicon collection layer thickness 6% was deter- 
mined from the offset voltage shift 6V0=V,-- 
VoS=0.98 V. This was converted to an energy shift 
using 
GE=(Cu/K) Vo (6) 
6&=6.09 pm was calculated using the energy range 
tables for alpha particles in silicon. Finally the over- 
layer thickness, 6x3 was calculated by 
6&=(&-X+6&=7.59 pm. 
D-Latch Alpha Particle Response 
The alpha-particle response of the latch array was 
obtained in the same manner as for the SRAM except 
that the Am-241 source was placed 0.558 cm above the 
latch chip in air. The results, shown in FIG. 9, include 
the spontaneous data obtained before and after exposing 
the part to alpha particles. The shift observed in these 
responses is due to total dose effects such as the charg- 
ing of gate oxides. The average of the pre- and post- 
radiation spontaneous data was used in the analysis of 
The dispersion in the latch alpha-particle response, 
shown in FIG. 9, is primarily that of the spontaneous 
response because the offset voltage dispersion due to 
the alpha-particle energy spectrum is much smaller than 
the dispersion in the spontaneous response. This is a 
consequence of the reduced energy detection sensitivity 
of the latch (K/Cr~~=0.052 V/MeV for the latch ver- 
sus K/Cr~,y=0.789 V/MeV for the SRAM). The disper- 
sion in the latch alpha-particle response, Vos=34 mV, 
was found by fitting the data to a Gaussian function. As 
shown in FIG. 9 the shift in the offset voltage, SV,, was 
obtained between the points on the average spontane- 
ous curve and the alpha-particle curve where, on the 
average, half of the latch cells are flipping (NJ2=32). 
Using the SPICE derived upset capacitance for the 
latch, C ~ J L =  850 fC/V, the collected charge required to 
upset a latch cell is 6Qc~=50.2 rt28.9 fC which agrees 
with that obtained with the SRAM, Qcs. The dispersion 
this part. 
7 
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in Q c ~ ,  however, is large compared to the dispersion in 
Qd. Since Qc~=Qcs, it is valid to apply the collection 
depth d& and the over layer thickness obtained with 
the SRAM to the analysis of the latch. 
For the latch, the LET threshold for VDD= 5 V oper- 
ation can be predicted from the SPICE derived upset 
capacitance, CUL, the measured mean spontaneous off- 
set voltage, Vas, and the collection depth obtained from 
the SRAM alpha-particle response, 8%. 
where, C u ~ = 8 5 0  fC/V, v,=2.49 V, K=44.2 
fC/MeV, p=2320 mg/cm3 for Si, and 
6&=6.09x 10-4cm. 
D-Latch Heavy Ion Response 
Heavy ion tests were performed at the Brookhaven 
National Laboratory on the latch array with 
vDD=v,=5 V. These measurements were made by 
gating the ion beam on and then off when a fluence, 
F= 1.13 X 107 ions/cm2 cos 6 was reached, where 8 is 
the angle of incidence. The stare time was set so that an 
average of two upsets would occur each test cycle. This 
assured that essentially all Nt=  64 latch cells in the array 
were susceptible to upset and allowed the effective 
cross section per cell to be calculated by: 
where N is the total number of upsets that occur while 
the ion beam is gated on. 
Using the average over layer thickness, 6X3=4.3 pm, 
and the collection depth, 6&=6.1 pm obtained from 
the SRAM alpha particle measurements, the energies of 
the ions used in the test were computed from the TRIM 
at the entry point of the Si collection layer, X3, and at 
the exit point of the Si collection layer, &. The average 
LET of the ion in the collection layer was then calcu- 
lated by: LET= [E(X3)-E&)]p8&. These results are 
shown in Table 2 and in FIG. 9. 
TABLE 2 
~~ ~~~ 
PLOT  ANGLE,^ u LET 
ION SYMBOL (degrees) @m2) (MeV/cm*mg) 
I- 127 0 0 232 58.8 
Br-79 W 45 209 57.3 
35 144 49.5 
0 63.8 40.3 
Br-79 0 
Br-79 0 
Fe-56 X 45 33.0 37.5 
A test SRAM, designed to be upset-sensitive (LET 
soft) and having an electrically adjustable critical 
charge has been characterized using alpha particles 
using an inexpensive laboratory setup. The SRAM 
alpha particle results and SPICE simulation results fa- 
cilitated in predicting the LET threshold of a standard- 
cell D-latch. The predicted LET=34 MeV cm2/mg 
compares favorably with heavy ion test value of 41 
MeV cm2/mg. 
Preferred Analysis Method 
A preferred method for calibration of the SRAM 
detector will now be described in conjunction with 
FIGS. 11 to 16. The procedure requires determining the 
detector’s overlayer thickness, 6x3, and collection 
depth, 8%. These were determined using 0.55 and 1.0 
8 
MeV protons from the Caltech Tandem Van de Graaff. 
The analysis requires knowledge of the proton charge 
deposition versus range and this was calculated using 
particle range physics from TRIM. The validity of the 
5 analysis was verified with energy straggling measure- 
ments. Finally, the SPICE circuit simulation program 
was used to compute the relationship between the 
charge deposited in the memory cell and the cell offset 
voltage. 
The critical charge, Qc, of the SRAM cell was deter- 
mined as a function of V, using MOSIS supplied SPICE 
parameters. The parasitic nodal capacitances were mod- 
eled by fmed metal and polysilicon interconnect capaci- 
tances and by the drain depletion capacitances using 
l5 their areas and peripheries. The SPICE simulation used 
the level-2-model. A triangle current pulse with a 1:19 
rise:fall shape was used to upset these cells. The location 
of the pulse generator in the memory cell is shown in 
FIG. 1. For a given pulse height, the transient simula- 
2o tion was examined at 100 ns where the response was 
compared to VDD/2 to determine if the cell had flipped. 
The current pulse height was adjusted using a binary 
search algorithm until the difference in charge (area 
under current pulse) between successive simulation runs 
25 differed by less than 1 fC. These results were found to 
be invariant with current pulse widths up to 500 ps. 
Since the proton width is about 200 ps, the response of 
these circuits exceeds that of the proton current pulse. 
SPICE simulations provide the Qc versus V, curve 
shown in FIG. 11 which is well approximated by the 
straight line relationship: 
10 
3o 
Qc=CdVo- Vmp) 
35 where Vos,=l.8 V is the mean offset voltage in the 
spontaneous flip range and the slope is the upset capaci- 
tance, Cu=dQc/dV,=56 fC/V. 
In the SRAM test sequence, all memory cells are 
written into the sensitive or stare state where Mn2 is 
turned OFF and Mp2 is turned ON which connects V, 
to the bloated drain, Dn2; see FIG. 1. Vo is then low- 
ered from 5 V for a period called the stare time which 
can last a few seconds to several days. Thereafter, Vo is 
45 
50 
returned to 5 V and the cells read to determine the 
number of upsets. This cycle is repeated for different 
values of V,. 
Test results are shown in FIG. 12 for protons and 
alpha particles and compared against the spontaneous 
flip response. The overall behavior indicates that at 
high V, the response curve is determined by particle 
energy straggling. At intermediate V,, the response is 
determined by the collection of particles outside the 
area of drain Dn2. This is called the peripheral hit re- 
55 gion of the curve. Finally, at low v,, the cells flip spon- 
taneously. 
Layer Thickness Analysis 
The following analysis is used to determine the 
60 SRAM detector Dn2 overlayer material thickness, 6x3, 
and charge collection region thickness, 6x4. A sche- 
matic view of these layers is shown in FIG. 13. 
The analysis requires the determination of offset volt- 
age, V, at the peak of the particle upset distribution. In 
65 this technique the particle upset distribution is Gaus- 
sianly distributed as seen in the cumulative probability 
plot shown in FIG. 14. The analysis follows from the 
SRAM detector equation: 
5.396.169 
dN/dt= a+(Nt-N) 
where u is the area of Dn2,+ is the flux, N is the mea- 
sured number of flipped cells, and Ntis the total number 5 
of cells in the S U M .  Evaluating for N 4  
dN/dt N ~ = R , = u + N ~  
The particle flux at diode, Dn2, is described by the 10 
Gaussian or normal distribution expressed by the error 
function: 
+ = - ed(vop - vop p)/vOp ‘ 6 ~ 2  15 
where +m is the maximum particle flux entering the 
SRAM, Vop is the offset voltage in the vacinity of the 
upset peak, Vop, is the mean or peak value, and V, is 
the-standard deviation for the upset distribution. Note 20 
that +=+m/2 at Vop=Vopp which st5tes that only half 
the particle flux entering the SRAM can upset cells. 
Combining the above equations leads to the following 
expression for the number of flipped cells in the vacinity 
of the particle upset distribution: 25 
N = Rdu+, = Nt{l - ed(VOp - Vop p)/Vop u \T;i>/2 
The probability distribution given in percent and 30 
plotted in FIG. 14 was determined from: 
p(Voi> Vop)= lOO.(N-0.5)/Nt 
where N is the number of flipped cells at Vopand for this 35 
SRAM Nt=4096 cells. 
The calculation of N can take two approaches. The 
first approach is used when the experimenter knows the 
beam flux, Qm. In this case, N=R,,/V+~ where u=68.8 
pm for Dn2. The second approach is used when the 
experimenter knows the beam fluence, Fm,  and the 
number of upsets, Nfi observed during the time the 
beam is on. That is N=Nf/uF,. This approach is useful 
when the flux is variable and the fluence can be moni- 45 
tored. 
The data points in FIG. 14 allow an analysis of the 
Gaussian nature of the energy dispersion of the particles 
as they lose energy in the silicon. At the peak of the 
upset distribution, at the 50 percent point, only half of 5o 
the particles can deposit sufficient charge to flip the 
cells. This is defined as Qcp and is given by: 
40 
Qcp=Cu(J‘opp- Vmp) 
55 where Qcp values for the four curves shown in FIG. 14 
are listed in Table 3. 
The SRAM overlayer thickness, 6x3, was deter- 
mined using a 0.55 MeV proton beam which stopped 
within the collection layer. This is crucial for it means 
that all the charge deposited in the collection layer, 
6& is collected by the diode Dn2. The charge depos- 
ited by the 0.55 MeV proton beam is shown in FIG. 15. 
This curve was plotted using TRIM. The analysis for 
6x4 begins by determining vop, for the 0.55 MeV pro- 65 
ton upset data shown in FIG. 14; the results are listed in 
Table 3. Then Qcp is determined from FIG. 11. Finally, 
the Qcp value is subtracted from the End of Range, 
10 
EOR, of the charge deposition curve shown in FIG. 15. 
Thus 6X3=4.32 pm. 
The charge collection thickness, 6x4, was measured 
with 1.0 MeV proton beam which had a range greater 
than 6X3+6&. The charge deposited by the 1.0 MeV 
proton beam is shown in FIG. 16. The analysis begins 
by determining V, for the 1.0 MeV proton upset data 
shown in FIG. 14. Then Qcp was determined from FIG. 
11. Finally 6% was determined by adding Qcp to the 
overlayer charge as determined from 6x3; the tech- 
nique is illustrated in FIG. 16. Thus 6&=6.64 pm. 
The charge collection depth, 6x4, was also deter- 
mined for a 4.7 MeV alpha particle and a collection 
depth of 6.33 pm was determined. This value is slightly 
smaller than the collection layer thickness determined 
for the 1.0 MeV proton. This is due to the fact that 
heavy particles have a shorter range. 
The linear energy transfer, LET, in MeVcm2/mg for 
the particles can now be calculated using: 
LET= Cu( Vopp- Vosp)/KpGX4 
where for silicon K=44.2 fC/MeV, p=2320 mg/cm3, 
Cu is in fC/V, V, is in Volts, and 6x4 is in cm. LET 
values are listed in Table 3. The LET value for Vopp=5 
V is 2.88 MeV cm2/mg for an estimated 6&=6.00 pm. 
The conversion factor K is determined from: 
K= 1.6x (Coul./electron)X 
(/Coul./Coul.) X lo6 (eV/MeV)/3,62(eV/eh -pair). 
Layer Thickness Dispersion Analysis 
The result of calculating the errors in 6x3 and 6x4, 
that is, 6X, and 6X,, is shown in Table 3. It shows that 
as the 0.55 and 1.0 MeV protons pass through the vari- 
ous regions that the energy dispersion increases. This 
leads to an uncertainty in the thickness of each layer. 
The thickness dispersion is calculated from the energy 
dispersion. For the over-layer the depth dispersion is: 
SX3,= GEfiu-K.dSX3/dQd 
where 6E3Xu is the energy dispersion due to over-layer 
thickness variations and from FIG. 15, dQd/d&=3.85 
fC/pm. The collection layer depth dispersion is: 
S X b =  GE&yK.dSX4/dQd 
where 8E&, is the energy dispersion due to collection 
depth variations and from FIG. 16, dQd/d6&=3.125 
fC/pm. 
The evaluation of 6x3, requires an evaluation of 
6E3,. Since the 0.55 MeV protons stop in the charge 
collection region, the energy dispersion is determined 
by the Au scattering foil and the Si over-layer and not 
the Si collection layer. The energy dispersion for the 
0.55 MeV protons is evaluated at the peak of the proba- 
bility distribution as defined at the 50 percent point in 
FIG. 14, it is calculated from E, (0.55)=(Cu/K)Vopu 
(0.55). This energy dispersion consists of the following 
components: 
Eopu (0.55)= I(Eoscr)’+ (Ed2 +(SE3u)’Ii 
where Eosa= (Cu/K)Vos, is the instrument function 
energy dispersion, El, is the source Au scattering foil 
energy dispersion, and 6E3, is 
11 
5,396,169 
12 
6E3u= [ (~ns2+(6E3&)21~ 1. A method of predicting the SEU susceptibility of a 
a) providing an enhanced SEU sensitivity test SRAM 
having an electrically adjustable critical charge; 
b) determining the critical charge as a function of 
offset voltage to ascertain the upset capacitance 
Cus of said test SRAM; 
c) exposing the test SRAM to a first known level of 
alpha particle energy to ascertain the overlayer 
thickness of said SRAM, said first known level 
being selected to stop the alpha particle energy in 
the collection layer of said S U M ;  
d) calculating the overlayer thickness 6x3 of said test 
SRAM based upon the charge deposited by said 
first known level; 
the test SUM to a second known level 
of alpha particle energy to ascertain the charge 
collection thickness of said SRAM, said second 
known level being selected so alpha particle energy 
stops beyond the collection layer; 
f )  calculating the collection layer thickness 8Xq of 
said test SRAM based upon charge deposited by 
said second known level and the calculated thick- 
ness of said overlayer; and 
g )  calculating the linear energy transfer (LET) for 
SRAM; the method comprising the steps of: 
where 6E3S, is over-layer energy dispersion due to 
particle straggling and 6E3XU is the over-layer energy 
dispersion due to over-layer thickness fluctuations. The 5 
Elu=0.012 MeV was determined from Rutherford scat- 
tering theory for a 1.2-pm thick Au foil. 6E3Su=0.009 
MeV was determined from Rutherford scattering the- 
ory for a 4.32-prn thick over layer. 6E3Xuis now calcu- 
lated from the above two equations and 6X3,=0.19 pm 10 
was then determined. 
The evaluation of a&, requires an evaluation of 
6E4,. Since the 1.0 MeV protons pass through the 
charge collection region, the energy dispersion is deter- 
mined by the Au scattering foil, over-layer and collec- 15 
tion layer. The energy dispersion for the 1.0 MeV pro- 
tons is evaluated at the peak of the probability distribu- 
tion as defined at the 50 percent point in FIG. 14; it is 
calculated from Eopu (1 .O) =(Cu/K) V, (1.0). This 
dispersion consists of the following components: 
e) 
20 
E o p  (1 .o)= [ ( & s d Z  + + (6E3d2 + (SE4d2I1 
where 6E4, is 
25 
6E4u= [ ( S ~ ~ U ) 2 + ( 6 E 4 x V ) 2 1 ~  said test SRAM: 
where 6E&, is collection layer energy dispersion due cus (Vop p - vos JL) 
KpSX4 
LET = to particle straggling and 6E&, is the energy disper- 
sion due to collection layer thickness fluctuations. The 30 
6E4Su=0.01 1 MeV was determined from Rutherford 
scattering theory for a 6.64-pm thick collection layer. 
6E&,=0.025 MeV is now calculated from the above 
two equations and 6&,=0.36 pm was then deter- 
mined. 35 range; 
TABLE 3 
SX3,SQ.  and LET Values 
where 
Vopp=the peak value of offset voltage at maximum 
Vo,,=the mean offset voltage in the spontaneous flip 
K = the hole-election pair charge-energy factor for 
p = the densify of silicon; 
2. The method recited in claim 1 wherein in step a) PARTICLE fC V V pm pm cmZ/mg 
said SRAM is made more sensitive to incident-ion- 
induced SEU by providing at least one pull-down field 0.55 MeV 10.47 1.987 0.021 4.32 - - PROTON 1.00 MeV 16.18 2.089 0.030 4.32 6.64 0.24 effect transistor having a bloated drain surface area and 
PROTON at least one pull-up field effect transistor having a 
4.70 MeV 50.40 2.66 0.143 4.32 6.33 0.77 45 source connected to an offset voltage. 
ALPHA 3. The method recited in claim 1 wherein said offset 
4'32 6.00 2.88 voltage is determined by measuring the offset voltage at 
which about one-half of the total number of latch cells SPONTANEOUS vosp Vosv 
are upset spontaneously without deliberate ion expo- 
particle upset distribution; 
silicon; 
LET Cus=upset capacitance for SRAM. 
Qcp Vopp V,, 6x3 6x4 MeV. 40 
- 178.00 5.00 - 
1.80 0.012 
50 sure. 
Having thus described an exemplary embodiment of * * * * *  
the invention, what is claimed: 
55 
60 
65 
